

RISC-V Instruction Set

Core Instruction Formats

31	25	24	20	19	15	14	12	11	7	6	0			
funct7			rs2		rs1		funct3	rd		opcode		R-type		
imm _[11:0]						rs1		funct3	rd		opcode		I-type	
imm _[11:5]			rs2		rs1		funct3	imm _[4:0]		opcode			S-type	
imm _[12,10:5]			rs2		rs1		funct3	imm _[4:1,11]		opcode			B-type	
imm _[31:12]								rd		opcode			U-type	
imm _[20,10:1,11,19:12]								rd		opcode			J-type	
31	28	27	24	23	20	19	15	14	12	11	7	6	0	
fm		pred		succ		rs1		funct3		rd		opcode		FENCE

RV32I Base Integer Instructions

Inst	Name	Type	Opcode	funct3	funct7	Description (C)	Note
add	ADD	R	0110011	0x0	0x00	rd = rs1 + rs2	
sub	SUB	R	0110011	0x0	0x20	rd = rs1 - rs2	
xor	XOR	R	0110011	0x4		rd = rs1 ^ rs2	
or	OR	R	0110011	0x6		rd = rs1 rs2	
and	AND	R	0110011	0x7		rd = rs1 & rs2	
sll	Shift Left Logical	R	0110011	0x1		rd = rs1 << [rs2] _[4:0]	zero-ext
srl	Shift Right Logical	R	0110011	0x5	0x00	rd = rs1 >> [rs2] _[4:0]	zero-ext
sra	Shift Right Arith	R	0110011	0x5	0x20	rd = rs1 >>> [rs2] _[4:0]	sign-ext
slt	Set <	R	0110011	0x2		rd = (rs1 < rs2)?1:0	
sltu	Set < Unsigned	R	0110011	0x3		rd = (rs1 < rs2)?1:0	
addi	ADD Immediate	I	0010011	0x0		rd = rs1 + imm	
xori	XOR Immediate	I	0010011	0x4		rd = rs1 ^ imm	
ori	OR Immediate	I	0010011	0x6		rd = rs1 imm	
andi	AND Immediate	I	0010011	0x7		rd = rs1 & imm	
slli	Shift Left Logical Imm.	I	0010011	0x1		rd = rs1 << imm _[4:0]	zero-ext
srl	Shift Right Logical Imm.	I	0010011	0x5	imm _[11:5] =0x00	rd = rs1 >> imm _[4:0]	zero-ext
srai	Shift Right Arith Imm.	I	0010011	0x5	imm _[11:5] =0x20	rd = rs1 >>> imm _[4:0]	sign-ext
slti	Set < Imm.	I	0010011	0x2		rd = (rs1 < imm)?1:0	
sltiu	Set < Imm. Unsigned	I	0010011	0x3		rd = (rs1 < imm)?1:0	
lb	Load Byte	I	0000011	0x0		rd = M[rs1+imm] _[7:0]	sign-ext
lh	Load Half	I	0000011	0x1		rd = M[rs1+imm] _[15:0]	sign-ext
lw	Load Word	I	0000011	0x2		rd = M[rs1+imm] _[31:0]	
lbu	Load Byte Unsigned	I	0000011	0x4		rd = M[rs1+imm] _[7:0]	zero-ext
lhu	Load Half Unsigned	I	0000011	0x5		rd = M[rs1+imm] _[15:0]	zero-ext
sb	Store Byte	S	0100011	0x0		M[rs1+imm] _[7:0] = rs2 _[7:0]	
sh	Store Half	S	0100011	0x1		M[rs1+imm] _[15:0] = rs2 _[15:0]	
sw	Store Word	S	0100011	0x2		M[rs1+imm] _[31:0] = rs2 _[31:0]	
beq	Branch ==	B	1100011	0x0		if(rs1 == rs2) PC += imm	
bne	Branch !=	B	1100011	0x1		if(rs1 != rs2) PC += imm	
blt	Branch <	B	1100011	0x4		if(rs1 < rs2) PC += imm	
bge	Branch ≥	B	1100011	0x5		if(rs1 ≥ rs2) PC += imm	
bltu	Branch < Unsigned	B	1100011	0x6		if(rs1 < rs2) PC += imm	
bgeu	Branch ≥ Unsigned	B	1100011	0x7		if(rs1 ≥ rs2) PC += imm	
jal	Jump And Link	J	1101111			rd = PC+4; PC += imm	
jalr	Jump And Link Reg	J	1100111	0x0		rd = PC+4; PC = rs1 + imm	
lui	Load Upper Imm.	U	0110111			rd = imm << 12	zero-ext
auipc	Add Upper Imm. to PC	U	0010111			rd = PC + (imm << 12)	zero-ext
ecall	Environment Call	I	1110011	0x0	imm=0x0	Context switch to OS	
ebreak	Environment Break	I	1110011	0x0	imm=0x1	Context switch to debugger	
fence	Memory fence	FENCE	0001111	0x0		Order mem/io accesses	

*red rows indicate operations not being implemented in the single cycle riscv course

Pseudo Instructions

Pseudoinstruction	Base Instruction(s)	Meaning
la rd, symbol	auipc rd, symbol[31:12] addi rd, rd, symbol[11:0]	Load address
l{b h w} rd, symbol	auipc rd, symbol[31:12] l{b h w} rd, symbol[11:0](rd)	Load global
s{b h w} rd, symbol, rt	auipc rt, symbol[31:12] s{b h w} rd, symbol[11:0](rt)	Store global
nop	addi x0, x0, 0	No operation
li rd, immediate	<i>Myriad sequences</i>	Load immediate
mv rd, rs	addi rd, rs, 0	Copy register
not rd, rs	xori rd, rs, -1	One's complement
neg rd, rs	sub rd, x0, rs	Two's complement
negw rd, rs	subw rd, x0, rs	Two's complement word
sext.w rd, rs	addiw rd, rs, 0	Sign extend word
seqz rd, rs	sltiu rd, rs, 1	Set if = zero
snez rd, rs	sltu rd, x0, rs	Set if \neq zero
sltz rd, rs	slt rd, rs, x0	Set if < zero
sgtz rd, rs	slt rd, x0, rs	Set if > zero
beqz rs, offset	beq rs, x0, offset	Branch if = zero
bnez rs, offset	bne rs, x0, offset	Branch if \neq zero
blez rs, offset	bge x0, rs, offset	Branch if \leq zero
bgez rs, offset	bge rs, x0, offset	Branch if \geq zero
bltz rs, offset	blt rs, x0, offset	Branch if < zero
bgtz rs, offset	blt x0, rs, offset	Branch if > zero
bgt rs, rt, offset	blt rt, rs, offset	Branch if >
ble rs, rt, offset	bge rt, rs, offset	Branch if \leq
bgtu rs, rt, offset	bltu rt, rs, offset	Branch if >, unsigned
bleu rs, rt, offset	bgeu rt, rs, offset	Branch if \leq , unsigned
j offset	jal x0, offset	Jump
jal offset	jal x1, offset	Jump and link
jr rs	jalr x0, rs, 0	Jump register
jalr rs	jalr x1, rs, 0	Jump and link register
ret	jalr x0, x1, 0	Return from subroutine
call offset	auipc x1, offset[31:12] jalr x1, x1, offset[11:0]	Call far-away subroutine
tail offset	auipc x6, offset[31:12] jalr x0, x6, offset[11:0]	Tail call far-away subroutine

Registers

General Purpose Registers

Register	ABI Name	Description	Saver
x0	zero	Zero constant	—
x1	ra	Return address	Caller
x2	sp	Stack pointer	Callee
x3	gp	Global pointer	—
x4	tp	Thread pointer	—
x5-x7	t0-t2	Temporaries	Caller
x8	s0 / fp	Saved / frame pointer	Callee
x9	s1	Saved register	Callee
x10-x11	a0-a1	Fn args/return values	Caller
x12-x17	a2-a7	Fn args	Caller
x18-x27	s2-s11	Saved registers	Callee
x28-x31	t3-t6	Temporaries	Caller